Writing a RISC-V CPU!Harris & HarrisFew days back I decided to implement a RISC-V rv32i CPU and deploy it on an FPGA. Here are some initial thoughts on how I will go about doing this (and potentially you can follow).Read more...